1 8 APR 2000

# Sertifikaat

**PATENTKANTOOR** 

L

DEPARTEMENT VAN HANDEL EN NYWERHEID REPUBLIEK VAN SUID-AFRIKA



REPUBLIC OF SOUTH AFRICA

Certificate

PATENT OFFICE

DEPARTMENT OF TRADE AND INDUSTRY

Hiermee word gesertifiseer dat This is to certify that 31/8

1556

"LEC'D 26 AFR 2000

- 1) South African Patent Application No. 2000/0887 accompanied by a Provisional Specification was filed at the South African Patent Office on the 23 February 2000, in the name of Potchefstroom University for Christian Higher Education in respect of an invention entitled: "Drive circuit and method for mosfet".
- 2) The photocopy attached hereto is a true copy of the provisional specification and drawings filed with South African Patent Application No. 2000/0887.

# PRIORITY DOCUMENT

SUBMITTED OR TRANSMITTED IN COMPLIANCE WITH RULE 17.1(a) OR (b)

in die Republiek van Suid-Afrika, hierdie in the Republic of South Africa, this

22 dag van day of

Norch 2000

Registrateur van Patente Registrar of Patents

		•		ميرية مواد وي	and the second s	.:		
	٠		KOMS		NEPUBLIC VAN SUIS-AFRIKA	·		
D.N	<u>/I. K</u>	ISCḤ INC. , Johannesburg	<i></i>			Form P.1		
PAT	ENT	C OF SOUTH AFRICA S ACT, 1978	23. 2. (	11 38	# 6 B h j j			
APPLICATION FOR A PATENT AND ACKNOWLEDGEMENT OF RECEIPT NR SUBSTANCE 445 (Section 30 (1) - Regulation 22)								
The	grant	of a patent is hereby requested by the siss of the present application filed in dur	undermentione	ed applicant	the transfer and a second state and			
		PATENT APPLICATION NO.		AGENT'S RE	FERENCE			
21	01	20000887	P/00/7	8204				
E	11 1 8							
-	FULL NAME(S) OF APPLICANT(S)  POTCHEFSTROOM UNIVERSITY FOR CHRISTIAN HIGHER FOLICATION							
71	)) <u>-</u>	DUCATION	!	West State				
' '								
	Ш			2000	-62- 23			
A	DDRE	ESS(ES) OF APPLICANT(S)			44.4			
		Hofmann Street otchefstroom	4	1	SOUTH ASTRICA			
	'`	otenersti ooni						
						1		
TI	TIE /	OE INVENTION		******		J		
	DRIVE CIRCUIT AND METHOD FOR MOSFET							
54								
		E APPLICANT CLAIMS PRIORITY AS See earliest priority claimed is	SET OUT ON	THE ACCOMPAN	IYING FORM	P.2.		
-	il	S APPLICATION IS FOR A PATENT OF	F			<u> </u>		
	AD	DITION TO PATENT APPLICATION NO S APPLICATION IS A FRESH APPLICA	).	NAC	01			
		SECTION 37 AND BASED ON APPLICA		21	01	<u> </u>		
THIS APPLICATION IS ACCOMPANIED BY :								
X	1	A single copy of a provisional אונענענענענענענענענענענענענענענענענענענע	KASKAKA KANANANA	<b>De</b> specification of	6 pages.			
X	2	Drawings of 2 sheets.						
	3	Publication particulars and abstract (Form P.8. in duplicate).						
<u></u>	5	4 A copy of Figure of the drawings for the abstract.						
	6	— · · · · · · · · · · · · · · · · · · ·						
	7	Translation of priority document(s).						
	8	An assignment of priority rights.						
	9	A copy of Form P.2 and specification of S	S.A. Patent App	olication No. 21	01			
	10	A declaration and power of attorney on Fe	orm P.3.					
	11	Request for ante-dating on Form P.4.				**		
	12	Request for classification of Form P.9.						
L	13	. )				* 4		
DAT	red 1	THIS 23 rd DAY DE	February	2000				
		SHANN/ELD	[F	COLUMN CONTRA	-: -:	<del></del>		
Pate	ent A	ttorney for the Appropriation	╠	COLUMNSTON REG				
ADDRESS FOR/SERVICE 2000 -02- 23								
-	]	D.M. KISCH INC.		2000 02	M			
74		66 Wierda Road East		Palismy: G				
		Wierda Valley Sandton, Johannesburg	4	REGISTRA	R OF PATENTS	\$		

AGENT'S REFERENCE

Patent Attorneys & Trademark Agents Attorneys & Notaries

PATENT APPLICATION NO.

### REPUBLIC OF SOUTH AFRICA

PATENTS ACT, 1978.

#### PROVISIONAL SPECIFICATION

(Section 30 (1) - Regulation 27)

LODGING DATE.

21 01 2000 887 22 23-02-2000 P/00/78204	1						
FILL MANACICA OF ADDITIONALICA							
FULL NAME(S) OF APPLICANT(S)							
POTCHEFSTROOM UNIVERSITY FOR CHRISTIAN HIGHER EDUCATION 71							
FULL NAME(S) OF INVENTOR(S)							
VISSER, Barend							
72							
TITLE OF INVENTION							
DRIVE CIRCUIT AND METHOD FOR MOSFET							
54							

# INTRODUCTION AND BACKGROUND TO THE INVENTION

This invention relates to a circuit and method for improving the switching speed of Field Effect Transistors (FET's), more particularly power FET's.

Capacitance inherent in transistor junctions limits the speed at which a voltage within a circuit can switch, owing to finite driving impedance or current. It is generally accepted that reducing the source impedances and load capacitances and increasing the drive currents within a circuit will improve switching times. It is also well known that the Miller effect can dominate high frequency performance of an amplifier driven by moderately high source impedance.

Prior art indicates a number of methods of alleviating the Miller effect in high frequency transistor switching circuits each functioning to reduce source impedance or reduce feedback capacitance, or both. Aside from this, the use of a simple ground-based amplifier alone (if the driving impedance is low enough) and the use of tuned circuits at the input and output of an amplifier reduces the undesirable effects of interelectrode capacitances.

20

5

10

15

Even with such improvements a MOSFET such as an IRF740 MOSFET typically switches through 200 volts in approximately 27ns at a peak current of 10 ampheres.

# **OBJECT OF THE INVENTION**

It is an object of the present invention to provide a circuit and method for improving the switching time of FET's.

# 5 **SUMMARY OF THE INVENTION**

According to the invention there is provided a switch circuit for a field effect transistor (FET), the circuit comprising:

- charge storage means;

10

- switching means connected between the charge storage means and
   a gate of the FET;
- the switching means being operative to deposit charge from the storage means onto the gate, thereby to improve the rise-time of a signal in a drain-source circuit of the FET.
- With appropriate voltages at the gate, the switching means may also be operative to drain charge from the gate onto the charge storing means, thereby to improve the switching time of a signal in the drain-source circuit of the FET.
- The switching means may comprise a SIDAC.

The charge storage means may comprise a capacitor.

The circuit may be built up from discrete components packaged in separate packages alternatively it may be packaged in one package. Further alternatively, the circuit may be integrated on a single chip.

- Further according to the invention there is provided a method of operating a field effect transistor (FET) comprising the steps of applying charge of one polarity on a gate of the FET to drive it beyond a gate threshold voltage, before onset of conduction in a drain-source circuit of the FET.
- 10 Further according to the invention the method may also include the step of applying charge of an opposite polarity to the gate, to drive it below the gate threshold voltage, before conduction in the drain source circuit decreases.

# 15 BRIEF DESCRIPTION OF THE DRAWINGS

The invention will now be described, by way of example only, with reference to the accompanying drawings wherein:

- figure 1 is a schematic diagram of a circuit according to the invention; and
- figures 2(a)(b) and (c) are graphical representations of current as applied to the gate; gate voltage changes resulting from the combined effect of gate current and the onset of drain-source switching; and the resulting drain-source current, respectively.

#### DESCRIPTION OF A PREFERRED EMBODIMENT OF THE INVENTION

5

10

15

20

Referring to figure 1, a circuit according to the invention implementing a method according to the invention for decreasing the switching time of a power, field effect transistor is schematically illustrated and referenced 10.

A periodic voltage is applied across a capacitor 12, in parallel with a SIDAC 14 and a MOSFET 16, such as an IRF740. Initially, during a first half cycle, the voltage supplied at the input 17 is insufficient to switch the SIDAC 14 on and the capacitor 12 is hence charged up. When the supplied voltage reaches the threshold of the SIDAC 14 it switches on, resulting in a closed circuit from the capacitor 14 to the gate 18 of the MOSFET 16, partially discharging the capacitor 12 and hence charging the gate 18. The result is that a charge will now be shared between the capacitor 12 and the gate 18, so that some voltage, preferably above the gate threshold voltage relative to ground, is applied to the gate.

A time diagram of the resulting currents and voltages as measured at the gate 18 of the MOSFET 16 relative to ground potential is shown in figure 2. As shown in figure 2(a) the current that discharges from the capacitor 12 through the SIDAC 14 is applied to the gate 18 of the MOSFET 16 slightly prior to the onset of current flow  $I_d$  in the drain-source circuit 20



of the FET 16. As a result of the current from the capacitor, the voltage on the gate exceeds the threshold voltage 22 by a sufficient amount.

Using this method, the gate voltage may for short intervals be driven approximately three to four times beyond the maximum threshold rating of some MOSFET's 16 without destroying the device.

5

10

20

Similarly, when during the other half cycle the gate voltage exceeds the reverse threshold of the SIDAC 14 and current is conducted in the opposite direction, the gate voltage of the MOSFET 16 drops to below the threshold voltage of the MOSFET 16 shortly after the charge dissipates from the gate 18 of the MOSFET 16. As a result, the MOSFET 16 will turn off and the drain current will no longer flow.

15 It has been found that with the circuit of figure 1 a resulting voltage signal in the drain-source circuit of the FET switches on and off through 200V within about 3 to 5 ns.

It will be appreciated that a number of variations in detail on the circuit and method according to the invention are possible without departing from the scope and or spirit of this disclosure.

Patent Attorney Agent for the Applicant




FIGURE 1

D.M. KISCH INC. Patent Attorneys JOHANNESBURG

Patent Attorney for the Applicant




FIGURE 2

D.M. KISCH INC. Patent Attorneys JOHANNESBURG

Patent Attorney for the Applicant